TF.
PATENT

Docket No.: KUB-001



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Kanji OTSUKA et al.

U.S. Patent Application No. 10/511, 720

Group Art Unit: 2631

Filed: October 18, 2004

: Examiner:

For:

HIGH-SPEED SIGNAL TRANSMISSION SYSTEM

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

SUBMISSION OF INFORMATION DISCLOSURE STATEMENT

Sir:

Submitted herewith are Information Disclosure Statement, Search Report and nineteen references.

Please consider the information disclosure statement.

Respectfully submitted,

KANESAKA BERNER & PARTNERS

Manabu Kanesaka

Registration No. 31,467

1700 Diagonal Road, Suite 310 Alexandria, Virginia 22314

(703) 519-9785

Facsimile: (703) 519-7769

Date: June 19, 2006

MAN/kn



INFORMATION DISCLOSURE CITATION IN AN **APPLICATION**

ATTY. DOCKET NO. KUB-001

U.S. PATENT APPLICATION NO. 10/511,720

APPLICANT

Kanji OTSUKA et al.

FILING DATE

(PTO-1449)				FILING DATE October 18, 2004		GROUP		
		U'S.	PATENT DO	CUMENTS			25.	
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME		CLASS	SUBCLASS	FILING DATE	
1345) PODEV	CALDATERIO	DOCUMENTS	\$1356281613874.14T		****	70.00
EXAMINER'S	DATE: NO.	Transfer and an account of the state of the	553, 535, 535, 54	1.10			.3.	lation
INITIALS	PATENT NO.	DATE	COUNTRY		CLASS	SUBCLASS	Yes	No
	08-242151 A	09/17/1996		Japan			X	
	2000-156627 A	06/06/2000		Japan			X	
	2001-211211	08/03/2001		Japan			X	
	11-284126	10/15/1999		Japan			X	
	2000-174505	06/23/2000		Japan			X	
	2001-210959	08/03/2001		Japan			X	
	08-288891	11/01/1996					X	
	2000-196018	07/14/2000					X	
	04-373202	12/25/1992	 	Japan			X	
	09-326608	12/16/1997	 	- Japan			X	-
	04-167703	06/15/1992		Japan			X	
-	2002-300091	10/11/2002	 	Japan			$\frac{x}{x}$	
	2003-224462	08/08/2003	 	Japan			X	
	2002-124635	04/26/2002		Japan			<u>X</u>	
	WO97/50176	12/31/1997					Λ	
	(JP11-511943)			PCT			X	
	OITHUR OTHUR	VART (Includin	g ZAuthor-Tit	le: Date Rentin	ent Pages Fito	7.		236×2
	Masahiro Murakay and Tetsuya Higuc Institute of Electro pp. 1-8 (AI2000-10)	wa, Yuji Kasai, l hi, "Analog Evo nics, Informatio)	Eiichi Takaha Ivable Hardw n and Comm	shi, Hidenori S vare and Its Ap unication Engi	Sakanashi, Nei plications," To neers, Vol. 100	l Marston, Ki echnical Repo), No. 89 (May	ryu Sh rt of th 19, 20	ogo e 00),
	Isamu Kajitani, Ts Circuit for Determ Journal, Vol. 5, No	ining the Neural	Network Str	ucture with GA	etsuya Higuci As," Japanese	ni, "Implemen Neural Netwo	rk Soc	of the iety
	Kenichi Itoh, "Science and Technology," Nikkan Kogyo Shimbun, Ltd., July 28, 1998, pp. 74-88							
10	Eikichi Yamashita, Compensated Micr 15 June 1989), pp. 3	ostrip Lines," 19	hi and Kazuh 989 IEEE MT	iko Atsuki, "Si T-S Internatio	mple CAD Fo	rmulas of Edg e Symposium	e- Digest	(13-
XAMINER			DA	TE CONSIDER	RED			